ASIC Verification Course

RELICUUS CERTIFIED VLSI VERIFICATION COURSE

fullscreen-slider

This RCDV course trains you on advanced design verification methodologies. This course is designed to meet contemporary VLSI industry demand students are trained in to various domains of design verification through classroom teaching and associated lab practice. Which empower you to enter in to VLSI industry with extra ordinary skills you gained from the course.

Key features of RCDV:

  1. Introduction to System Verilog for verification.
  2. Introduction to UVM.
  3. Building verification environments for protocols such as DDR and PCIe using System Verilog and UVM.

In current scenario in semiconductor industry complex digital chips are packed with 100 Million transistors for square millimeter with advent of 10nm technology. With so much complexity involved it is better to catch bugs early in design phase to avoid multiple tape outs. System Verilog and UVM are adapted by many chip design companies for functional of chips designs. They provide the features as shown below which makes System Verilog power language must learn for Verification Engineer.

download (2)
download (3)

The Universal Verification Methodology (UVM) is a standardized methodology for verifying chip designs. The UVM class library brings much automation to the System Verilog language such as sequences and data automation features (packing, copy, compare) etc., and unlike the previous methodologies developed independently. UVM environment is as shown below.

brochure_2
brochure_3

SEND US AN ENQUIRY.

    Online ApplicationWhatsApp Us: +91-8618186191Call Us +91-8618186191Quick Inquiry

    Quick Contact




    ADDRESS

    NO.482&433,1ST FLOOR
    2ND CROSS,25TH MAIN
    BTM 2ND STAGE
    BANGALORE 560076

    PHONE

    +91 80-41914949
    +91 99-86177765
    +91 86-18186191

    EMAIL

    hr@relicuussemi.com